Sciweavers

365 search results - page 68 / 73
» Hardware Architecture of a Parallel Pattern Matching Engine
Sort
View
IEEEPACT
2006
IEEE
14 years 3 months ago
A low-cost memory remapping scheme for address bus protection
The address sequence on the processor-memory bus can reveal abundant information about the control flow of a program. This can lead to critical information leakage such as encryp...
Lan Gao, Jun Yang 0002, Marek Chrobak, Youtao Zhan...
MOBIHOC
2012
ACM
12 years 7 days ago
EV-Loc: integrating electronic and visual signals for accurate localization
Nowadays, an increasing number of objects can be represented by their wireless electronic identifiers. For example, people can be recognized by their phone numbers or their phone...
Boying Zhang, Jin Teng, Junda Zhu, Xinfeng Li, Don...
CODES
2003
IEEE
14 years 3 months ago
Security wrappers and power analysis for SoC technologies
Future wireless internet enabled devices will be increasingly powerful supporting many more applications including one of the most crucial, security. Although SoCs offer more resi...
Catherine H. Gebotys, Y. Zhang
CIDR
2003
123views Algorithms» more  CIDR 2003»
13 years 11 months ago
A Case for Staged Database Systems
Traditional database system architectures face a rapidly evolving operating environment, where millions of users store and access terabytes of data. In order to cope with increasi...
Stavros Harizopoulos, Anastassia Ailamaki
BMCBI
2008
115views more  BMCBI 2008»
13 years 10 months ago
BioGraphE: high-performance bionetwork analysis using the Biological Graph Environment
Background: Graphs and networks are common analysis representations for biological systems. Many traditional graph algorithms such as k-clique, k-coloring, and subgraph matching h...
George Chin Jr., Daniel G. Chavarría-Mirand...