Sciweavers

841 search results - page 153 / 169
» Hardware Software Partitioning of Operating Systems
Sort
View
HICSS
2007
IEEE
100views Biometrics» more  HICSS 2007»
14 years 2 months ago
The Impact of the NSA Cyber Defense Exercise on the Curriculum at the Air Force Institute of Technology
This paper describes how the curriculum and course format at the Air Force Institute of Technology (AFIT) has evolved based on our experience with the highly-successful Cyber Defe...
Barry E. Mullins, Timothy H. Lacey, Robert F. Mill...
IPPS
2007
IEEE
14 years 1 months ago
A Power-Aware Prediction-Based Cache Coherence Protocol for Chip Multiprocessors
Snoopy cache coherence protocols broadcast requests to all nodes, reducing the latency of cache to cache transfer misses at the expense of increasing interconnect power. We propos...
Ehsan Atoofian, Amirali Baniasadi
IEEEPACT
2006
IEEE
14 years 1 months ago
Whole-program optimization of global variable layout
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
Nathaniel McIntosh, Sandya Mannarswamy, Robert Hun...
HAPTICS
2005
IEEE
14 years 1 months ago
High Fidelity Multi Finger Haptic Display
The Fingertip Haptic Display (FHD) is a five bar mechanism developed at the University of Washington for haptic interaction with the fingertip of the operator. The twodegree-of-...
Rainer Leuschke, Elizabeth K. T. Kurihara, Jesse D...
FPL
2005
Springer
98views Hardware» more  FPL 2005»
14 years 1 months ago
Using DSP Blocks For ROM Replacement: A Novel Synthesis Flow
This paper describes a method based on polynomial approximation for transferring ROM resources used in FPGA designs to multiplication and addition operations. The technique can be...
Gareth W. Morris, George A. Constantinides, Peter ...