Sciweavers

214 search results - page 36 / 43
» Hardware Software Process Migration and RTL Simulation
Sort
View
FPGA
2004
ACM
180views FPGA» more  FPGA 2004»
14 years 1 months ago
A VHDL MPEG-7 shape descriptor extractor
Unlike its predecessors, MPEG-7 standardizes multimedia metadata description. By providing robust descriptors and an effective system for storing them, MPEG-7 is designed to provi...
Bret Woz, Andreas E. Savakis
JCM
2007
76views more  JCM 2007»
13 years 7 months ago
Scheduling Small Packets in IPSec Multi-accelerator Based Systems
—IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these ...
Antonio Vincenzo Taddeo, Alberto Ferrante, Vincenz...
ISPASS
2010
IEEE
14 years 2 months ago
Cache contention and application performance prediction for multi-core systems
—The ongoing move to chip multiprocessors (CMPs) permits greater sharing of last-level cache by processor cores but this sharing aggravates the cache contention problem, potentia...
Chi Xu, Xi Chen, Robert P. Dick, Zhuoqing Morley M...
ARCS
2006
Springer
13 years 11 months ago
Estimating Energy Consumption for an MPSoC Architectural Exploration
Early energy estimation is increasingly important in MultiProcessor System-On-Chip (MPSoC) design. Applying traditional approaches, which consist in delaying the estimation until t...
Rabie Ben Atitallah, Smaïl Niar, Alain Greine...
ENGL
2007
71views more  ENGL 2007»
13 years 8 months ago
The Development of a Generic Technique for Flow Line Monitoring
Realize the operating conditions of a manufacturing plant are essential for providing corresponding actions responsively. This is because all processes are interrelated and a smal...
C. S. Tang, C. Y. Chan, Kai-Leung Yung