Sciweavers

59 search results - page 4 / 12
» Hardware Support for Relaxed Concurrency Control in Transact...
Sort
View
ASPLOS
2012
ACM
12 years 2 months ago
Applying transactional memory to concurrency bugs
Multithreaded programs often suffer from synchronization bugs such as atomicity violations and deadlocks. These bugs arise from complicated locking strategies and ad hoc synchroni...
Haris Volos, Andres Jaan Tack, Michael M. Swift, S...
ISCA
1993
IEEE
137views Hardware» more  ISCA 1993»
13 years 10 months ago
Transactional Memory: Architectural Support for Lock-Free Data Structures
A shared data structure is lock-free if its operations do not require mutual exclusion. If one process is interrupted in the middle of an operation, other processes will not be pr...
Maurice Herlihy, J. Eliot B. Moss
HPCA
2005
IEEE
14 years 7 months ago
Unbounded Transactional Memory
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
C. Scott Ananian, Krste Asanovic, Bradley C. Kuszm...
MICRO
2010
IEEE
172views Hardware» more  MICRO 2010»
13 years 4 months ago
Architectural Support for Fair Reader-Writer Locking
Abstract--Many shared-memory parallel systems use lockbased synchronization mechanisms to provide mutual exclusion or reader-writer access to memory locations. Software locks are i...
Enrique Vallejo, Ramón Beivide, Adriá...
ICECCS
2010
IEEE
188views Hardware» more  ICECCS 2010»
13 years 6 months ago
A Transactional Architecture for Simulation
Abstract—We are developing a concurrent, agent-based approach to complex systems simulation as part of the CoSMoS project. In such simulations an agent’s behaviour can typicall...
Tim Hoverd, Adam T. Sampson