Sciweavers

3902 search results - page 142 / 781
» Hardware Synthesis from C C Models
Sort
View
120
Voted
LCTRTS
2010
Springer
15 years 10 months ago
Contracts for modular discrete controller synthesis
We describe the extension of a reactive programming language with a behavioral contract construct. It is dedicated to the programming of reactive control of applications in embedd...
Gwenaël Delaval, Hervé Marchand, &Eacu...
112
Voted
TC
1998
15 years 3 months ago
Optimal Zero-Aliasing Space Compaction of Test Responses
—Many built-in self-testing (BIST) schemes compress the test responses from a k-output circuit to q signature streams, where q << k, a process termed space compaction. The ...
Krishnendu Chakrabarty, Brian T. Murray, John P. H...
CODES
2008
IEEE
15 years 10 months ago
You can catch more bugs with transaction level honey
In this special session we explore holistic approaches to hardware/software debug that use or integrate transaction level models (TLMs). We present several TLM-based approaches to...
Miron Abramovici, Kees Goossens, Bart Vermeulen, J...
SIGMETRICS
2010
ACM
143views Hardware» more  SIGMETRICS 2010»
15 years 8 months ago
Practical performance models for complex, popular applications
Perhaps surprisingly, no practical performance models exist for popular (and complex) client applications such as Adobe’s Creative Suite, Microsoft’s Office and Visual Studio...
Eno Thereska, Bjoern Doebel, Alice X. Zheng, Peter...
155
Voted
DATE
2008
IEEE
168views Hardware» more  DATE 2008»
15 years 10 months ago
Cycle-approximate Retargetable Performance Estimation at the Transaction Level
This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multicore designs. The...
Yonghyun Hwang, Samar Abdi, Daniel Gajski