Sciweavers

974 search results - page 52 / 195
» Hardware Synthesis from Term Rewriting Systems
Sort
View
PPDP
2007
Springer
15 years 10 months ago
Higher-order semantic labelling for inductive datatype systems
We give a novel transformation for proving termination of higher-order rewrite systems in the format of Inductive Data Type Systems (IDTSs) by Blanqui, Jouannaud and Okada. The tr...
Makoto Hamana
SOSP
2003
ACM
16 years 1 months ago
Terra: a virtual machine-based platform for trusted computing
We present a flexible architecture for trusted computing, called Terra, that allows applications with a wide range of security requirements to run simultaneously on commodity har...
Tal Garfinkel, Ben Pfaff, Jim Chow, Mendel Rosenbl...
150
Voted
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
15 years 9 months ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell
FDL
2003
IEEE
15 years 9 months ago
Object-Oriented ASIP Design and Synthesis
SystemC-Plus from the ODETTE project provides the ability to simulate and synthesise object-oriented specifications into hardware. The current ODETTE compiler translates each obj...
Maziar Goudarzi, Shaahin Hessabi, Alan Mycroft
EMSOFT
2007
Springer
15 years 10 months ago
A communication synthesis infrastructure for heterogeneous networked control systems and its application to building automation
In networked control systems the controller of a physicallydistributed plant is implemented as a collection of tightlyinteracting, concurrent processes running on a distributed ex...
Alessandro Pinto, Luca P. Carloni, Alberto L. Sang...