Sciweavers

951 search results - page 8 / 191
» Hardware design experiences in ZebraNet
Sort
View
TCAD
2008
118views more  TCAD 2008»
13 years 7 months ago
CHIPS: Custom Hardware Instruction Processor Synthesis
This paper describes an integer-linear-programming (ILP)-based system called Custom Hardware Instruction Processor Synthesis (CHIPS) that identifies custom instructions for critica...
Kubilay Atasu, Can C. Özturan, Günhan D&...
EH
2004
IEEE
89views Hardware» more  EH 2004»
13 years 11 months ago
Evolution in Materio: Initial Experiments with Liquid Crystal
Intrinsic evolution is often limited to using standard electronic components as the media for problem solving. It has been argued that because such components are human designed a...
Simon Harding, Julian Francis Miller
GRAPHICSINTERFACE
2004
13 years 9 months ago
Towards the Next Generation of Tabletop Gaming Experiences
In this paper we present a novel hardware and software platform (STARS) to realize computer augmented tabletop games that unify the strengths of traditional board games and comput...
Carsten Magerkurth, Maral Memisoglu, Timo Engelke,...
SPAA
1990
ACM
13 years 11 months ago
Hardware Speedups in Long Integer Multiplication
We present various experiments in Hardware/Software designtradeoffs met in speeding up long integer multiplications. This work spans over a year, with more than 12 different hardw...
Mark Shand, Patrice Bertin, Jean Vuillemin
VEE
2012
ACM
187views Virtualization» more  VEE 2012»
12 years 3 months ago
DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support
Dynamic Binary Translators (DBT) and Dynamic Binary Optimization (DBO) by software are used widely for several reasons including performance, design simplification and virtualiza...
Demos Pavlou, Enric Gibert, Fernando Latorre, Anto...