Sciweavers

291 search results - page 21 / 59
» Hardware software co-design for power system test developmen...
Sort
View
ANCS
2008
ACM
13 years 9 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
TAICPART
2006
IEEE
131views Education» more  TAICPART 2006»
14 years 1 months ago
Bogor: A Flexible Framework for Creating Software Model Checkers
Model checking has proven to be an effective technology for verification and debugging in hardware and more recently in software domains. With the proliferation of multicore arch...
Robby, Matthew B. Dwyer, John Hatcliff
BIS
2007
144views Business» more  BIS 2007»
13 years 8 months ago
Automated Integration Tests for Mobile Applications in Java 2 Micro Edition
Applications written for mobile devices have become more and more complex, adjusting to the constantly improving computational power of hardware. With the growing application size ...
Dawid Weiss, Marcin Zduniak
GLVLSI
2007
IEEE
211views VLSI» more  GLVLSI 2007»
14 years 1 months ago
Multi-processor operating system emulation framework with thermal feedback for systems-on-chip
Multi-Processor System-On-Chip (MPSoC) can provide the performance levels required by high-end embedded applications. However, they do so at the price of an increasing power densi...
Salvatore Carta, Andrea Acquaviva, Pablo Garcia De...
DSD
2006
IEEE
109views Hardware» more  DSD 2006»
14 years 1 months ago
ATOMI II - Framework for Easy Building of Object-oriented Embedded Systems
Traditionally, an embedded system design process demands a considerable amount of expertise, time and money. This makes developing embedded systems difficult for many companies, a...
Tero Vallius, Juha Röning