Sciweavers

734 search results - page 98 / 147
» Hardware support for code integrity in embedded processors
Sort
View
OOPSLA
2010
Springer
13 years 6 months ago
Hera-JVM: a runtime system for heterogeneous multi-core architectures
Heterogeneous multi-core processors, such as the IBM Cell processor, can deliver high performance. However, these processors are notoriously difficult to program: different cores...
Ross McIlroy, Joe Sventek
ISCAS
2005
IEEE
155views Hardware» more  ISCAS 2005»
14 years 1 months ago
Hyperblock formation: a power/energy perspective for high performance VLIW architectures
— Architectures based on Very Long Instruction Word (VLIW) processors are an optimal choice in the attempt to obtain high performance levels in mobile devices. The effectiveness ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
DATE
2007
IEEE
157views Hardware» more  DATE 2007»
14 years 2 months ago
Energy evaluation of software implementations of block ciphers under memory constraints
Software implementations of modern block ciphers often require large lookup tables along with code size increasing optimizations like loop unrolling to reach peak performance on g...
Johann Großschädl, Stefan Tillich, Chri...
ASWSD
2004
Springer
14 years 1 months ago
Simulink Integration of Giotto/TDL
The paper first presents the integration options of what we call the Timing Description Language (TDL) with MathWorks' Simulink tools. Based on the paradigm of logical executi...
Wolfgang Pree, Gerald Stieglbauer, Josef Templ
SIGPRO
2011
275views Hardware» more  SIGPRO 2011»
12 years 10 months ago
Synthesis of multivariate stationary series with prescribed marginal distributions and covariance using circulant matrix embeddi
The problem of synthesizing multivariate stationary series Y [n] = (Y1[n], . . . , YP [n])T , n ∈ Z, with prescribed non-Gaussian marginal distributions, and a targeted covarian...
Hannes Helgason, Vladas Pipiras, Patrice Abry