Sciweavers

238 search results - page 27 / 48
» Hierarchical Interconnect Circuit Models
Sort
View
EUROMICRO
2000
IEEE
14 years 2 days ago
Behavioral Specification of a Circuit Using SyncCharts: A Case Study
In this paper we propose a high-level description of the behavior of digital systems. Behaviors are specified with a graphical synchronous model: “SyncCharts”. SyncCharts supp...
Charles André, Marie-Agnès Peraldi-F...
CDC
2008
IEEE
119views Control Systems» more  CDC 2008»
14 years 2 months ago
Dissipativity properties of detailed models of synchronous generators
— This paper studies the dissipativity properties of full order dynamic models of synchronous generators. It is shown that, under widely accepted assumptions, these models satisf...
Alvaro Giusto, Alex M. Stankovic, Romeo Ortega
ASPDAC
2010
ACM
137views Hardware» more  ASPDAC 2010»
13 years 5 months ago
Improved on-chip router analytical power and area modeling
Over the course of this decade, uniprocessor chips have given way to multi-core chips which have become the primary building blocks of today's computer systems. The presence o...
Andrew B. Kahng, Bill Lin, Kambiz Samadi
SLIP
2005
ACM
14 years 1 months ago
A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool
The interconnection architecture of FPGAs such as switches dominates performance of FPGAs. Three-dimensional integration of FPGAs overcomes interconnect limitations by allowing in...
Young-Su Kwon, Payam Lajevardi, Anantha P. Chandra...
INTEGRATION
2008
101views more  INTEGRATION 2008»
13 years 7 months ago
An efficient terminal and model order reduction algorithm
The paper proposes an efficient terminal and model order reduction method for compact modeling of interconnect circuits with many terminals. The new method is inspired by the rece...
Pu Liu, Sheldon X.-D. Tan, Boyuan Yan, Bruce McGau...