Sciweavers

330 search results - page 55 / 66
» Hierarchical Parallel Simulated Annealing and Its Applicatio...
Sort
View
ICDCSW
2009
IEEE
14 years 2 months ago
EDLA Tradeoffs for Wireless Sensor Network Target Tracking
—The number of active nodes in a WSN deployment governs both the longevity of the network and the accuracy of applications using the network’s data. As node hibernation techniq...
Richard Tynan, Gregory M. P. O'Hare, Michael J. O'...
EUROPAR
2003
Springer
14 years 22 days ago
Obtaining Hardware Performance Metrics for the BlueGene/L Supercomputer
Hardware performance monitoring is the basis of modern performance analysis tools for application optimization. We are interested in providing such performance analysis tools for t...
Pedro Mindlin, José R. Brunheroto, Luiz De ...
FCCM
2003
IEEE
148views VLSI» more  FCCM 2003»
14 years 24 days ago
A Hardware Gaussian Noise Generator for Channel Code Evaluation
Hardware simulation of channel codes offers the potential of improving code evaluation speed by orders of magnitude over workstation- or PC-based simulation. We describe a hardwar...
Dong-U Lee, Wayne Luk, John D. Villasenor, Peter Y...
IEEEPACT
2008
IEEE
14 years 1 months ago
Characterizing and modeling the behavior of context switch misses
One of the essential features in modern computer systems is context switching, which allows multiple threads of execution to time-share a limited number of processors. While very ...
Fang Liu, Fei Guo, Yan Solihin, Seongbeom Kim, Abd...
HIPC
2009
Springer
13 years 5 months ago
Distance-aware round-robin mapping for large NUCA caches
In many-core architectures, memory blocks are commonly assigned to the banks of a NUCA cache by following a physical mapping. This mapping assigns blocks to cache banks in a round-...
Alberto Ros, Marcelo Cintra, Manuel E. Acacio, Jos...