Sciweavers

624 search results - page 49 / 125
» High Performance Matrix Multiplication on Many Cores
Sort
View
122
Voted
TRIDENTCOM
2008
IEEE
15 years 10 months ago
On the use of SHIM6 for mobility support in IMS networks
—The future of network communications is moving towards deployment of an all-IP core network. This has given rise to many devices hitting the market equipped with multiple networ...
John Ronan, Sasitharan Balasubramaniam, Adnan K. K...
ICRA
2010
IEEE
120views Robotics» more  ICRA 2010»
15 years 2 months ago
Probabilistic search with agile UAVs
— Through their ability to rapidly acquire aerial imagery, Unmanned Aerial Vehicles (UAVs) have the potential to aid target search tasks. Many of the core algorithms which are us...
Sonia Waharte, Andrew Colquhoun Symington, Niki Tr...
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
15 years 6 months ago
Fault tolerant nanoelectronic processor architectures
In this paper we propose a fault-tolerant processor architecture and an associated fault-tolerant computation model capable of fault tolerance in the nanoelectronic environment th...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
147
Voted
HASKELL
2009
ACM
15 years 10 months ago
Types are calling conventions
It is common for compilers to derive the calling convention of a function from its type. Doing so is simple and modular but misses many optimisation opportunities, particularly in...
Maximilian C. Bolingbroke, Simon L. Peyton Jones
145
Voted
CLUSTER
2007
IEEE
15 years 8 months ago
Identifying energy-efficient concurrency levels using machine learning
Abstract-- Multicore microprocessors have been largely motivated by the diminishing returns in performance and the increased power consumption of single-threaded ILP microprocessor...
Matthew Curtis-Maury, Karan Singh, Sally A. McKee,...