Sciweavers

733 search results - page 66 / 147
» High performance in tree-based parallel architectures
Sort
View
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
13 years 11 months ago
Fault tolerant nanoelectronic processor architectures
In this paper we propose a fault-tolerant processor architecture and an associated fault-tolerant computation model capable of fault tolerance in the nanoelectronic environment th...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
ROBOCUP
2001
Springer
75views Robotics» more  ROBOCUP 2001»
14 years 1 months ago
A Modular Hierarchical Behavior-Based Architecture
Abstract. This paper describes a highly modular hierarchical behaviorbased control system for robots. Key features of the architecture include: easy addition/removal of behaviors, ...
Scott Lenser, James Bruce, Manuela M. Veloso
ICPP
1997
IEEE
14 years 1 months ago
How Much Does Network Contention Affect Distributed Shared Memory Performance?
Most of recent research on distributed shared memory (DSM)systems have focused on either careful design of node controllersor cache coherenceprotocols. Whileevaluating these desig...
Donglai Dai, Dhabaleswar K. Panda
DAC
2002
ACM
14 years 10 months ago
Exploiting operation level parallelism through dynamically reconfigurable datapaths
Increasing non-recurring engineering (NRE) and mask costs are making it harder to turn to hardwired Application Specific Integrated Circuit (ASIC) solutions for high performance a...
Zhining Huang, Sharad Malik
EUROPAR
2004
Springer
14 years 2 months ago
Architecture-Independent Meta-optimization by Aggressive Tail Splitting
Several optimization techniques are hindered by uncertainties about the control flow in a program, which can generally not be determined by static methods at compile time. We pres...
Michael Rock, Andreas Koch