Sciweavers

290 search results - page 29 / 58
» High-Speed MARS Hardware
Sort
View
ICIP
1999
IEEE
14 years 9 months ago
Programmable Hardware Implementation for the Median-Rational Hybrid Filters
The Median-Rational Hybrid Filter (MRHF) has been recently introduced [1][2] as a new class of nonlinear filters and successfully applied to image filtering problems. The main cha...
Lazhar Khriji, Giuseppe Bernacchia, Moncef Gabbouj...
MSE
2005
IEEE
116views Hardware» more  MSE 2005»
14 years 1 months ago
Design of a Microelectronic Circuits Course Using Interactive Methods
This paper presents the Basic Electronic course syllabus needed to obtain the Telecommunications Engineering degree, adapted to the criteria established by the new European Higher ...
Mar Martínez, Salvador Bracho
ISCAS
2008
IEEE
121views Hardware» more  ISCAS 2008»
14 years 1 months ago
A novel flash analog-to-digital converter
—In this paper a new ADC architecture of flash type is proposed. This proposed N-bit flash ADC replaces the (2N -1)-toN encoder with two (2N/2 -1)-to-(N/2) encoders to accomplish...
Chia-Nan Yeh, Yen-Tai Lai
IPPS
1998
IEEE
13 years 11 months ago
BIP: A New Protocol Designed for High Performance Networking on Myrinet
Abstract. High speed networks are now providing incredible performances. Software evolution is slow and the old protocol stacks are no longer adequate for these kind of communicati...
Loïc Prylli, Bernard Tourancheau
ISLPED
2010
ACM
206views Hardware» more  ISLPED 2010»
13 years 7 months ago
Energy efficient implementation of parallel CMOS multipliers with improved compressors
Booth encoding is believed to yield faster multiplier designs with higher energy consumption. 16x16-bit Booth and NonBooth multipliers are analyzed in energy and delay space under...
Dursun Baran, Mustafa Aktan, Vojin G. Oklobdzija