Sciweavers

1773 search results - page 252 / 355
» High-level power estimation
Sort
View
SIPS
2008
IEEE
14 years 4 months ago
Efficient mapping of advanced signal processing algorithms on multi-processor architectures
Modern microprocessor technology is migrating from simply increasing clock speeds on a single processor to placing multiple processors on a die to increase throughput and power pe...
Bhavana B. Manjunath, Aaron S. Williams, Chaitali ...
ICC
2007
IEEE
173views Communications» more  ICC 2007»
14 years 4 months ago
Using Incompletely Cooperative Game Theory in Mobile Ad Hoc Networks
—Recently, game theory becomes a useful and powerful tool to research mobile ad hoc networks (MANETs). Wireless LANs (WLANs) can work under both infrastructure and ad hoc modes, ...
Liqiang Zhao, Jie Zhang, Kun Yang, Hailin Zhang
VTC
2007
IEEE
134views Communications» more  VTC 2007»
14 years 4 months ago
Effect of Channel-Quality Indicator Delay on HSDPA Performance
This paper evaluates the effect of the channel estimation inaccuracy on the performance of an HSDPA system. This study provides some results from system level simulations that have...
David Martin-Sacristan, Jose F. Monserrat, Javier ...
IPPS
2006
IEEE
14 years 4 months ago
Reconfigurable communications for image processing applications
: This work tries to reuse programmable communication resources like a Network-on-Chip (NoC) in the acceleration of image applications. We show a mathematical model for the computa...
André Borin Soares, Luigi Carro, Altamiro A...
ASPDAC
2006
ACM
148views Hardware» more  ASPDAC 2006»
14 years 4 months ago
An automated design flow for 3D microarchitecture evaluation
- Although the emerging three-dimensional integration technology can significantly reduce interconnect delay, chip area, and power dissipation in nanometer technologies, its impact...
Jason Cong, Ashok Jagannathan, Yuchun Ma, Glenn Re...