Sciweavers

1773 search results - page 265 / 355
» High-level power estimation
Sort
View
IOLTS
2005
IEEE
141views Hardware» more  IOLTS 2005»
14 years 3 months ago
A Novel On-Chip Delay Measurement Hardware for Efficient Speed-Binning
With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spect...
Arijit Raychowdhury, Swaroop Ghosh, Kaushik Roy
ISCAS
2005
IEEE
190views Hardware» more  ISCAS 2005»
14 years 3 months ago
A complete receiver solution for a chaotic direct-sequence spread spectrum communication system
— This paper is devoted to receiver design in a Chaotic Direct-Sequence Spread Spectrum (CD3S) digital communication system. The demodulation is achieved through chaos synchroniz...
M. B. Luca, S. Azou, G. Burel, A. Serbanescu
DAGM
2005
Springer
14 years 3 months ago
6D-Vision: Fusion of Stereo and Motion for Robust Environment Perception
Obstacle avoidance is one of the most important challenges for mobile robots as well as future vision based driver assistance systems. This task requires a precise extraction of de...
Uwe Franke, Clemens Rabe, Hernán Badino, St...
FPL
2004
Springer
93views Hardware» more  FPL 2004»
14 years 3 months ago
The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays
This paper investigates experimentally the quantitative impact of pipelining on energy per operation for two representative FPGA devices: a 0.13µm CMOS high density/high speed FPG...
Steven J. E. Wilton, Su-Shin Ang, Wayne Luk
ISCAS
2003
IEEE
168views Hardware» more  ISCAS 2003»
14 years 3 months ago
Hardware-oriented optimization and block-level architecture design for MPEG-4 FGS encoder
MPEG-4 Fine Granularity Scalability (FGS) provides bandwidth adaptation and error resilience features for streaming applications. In this paper. by estimating the required computa...
Chih-Wei Hsu, Yung-Chi Chang, Wei-Min Chao, Liang-...