Sciweavers

253 search results - page 33 / 51
» How to Transform an Analyzer into a Verifier
Sort
View
IACR
2011
97views more  IACR 2011»
12 years 7 months ago
Two-Output Secure Computation with Malicious Adversaries
We present a method to compile Yao’s two-player garbled circuit protocol into one that is secure against malicious adversaries that relies on witness indistinguishability. Our ap...
Abhi Shelat, Chih-Hao Shen
ICIP
2009
IEEE
14 years 8 months ago
On The Empirical Rate-distortion Performance Of Compressive Sensing
Compressive Sensing (CS) is a new paradigm in signal acquisition and compression. In compressive sensing, a compressible signal is acquired using much less measurements than the o...
WSC
2001
13 years 9 months ago
Using quantile estimates in simulating internet queues with Pareto service times
It is readily apparent how important the Internet is to modern life. The exponential growth in its use requires good tools for analyzing congestion. Much has been written recently...
Martin J. Fischer, Denise M. Bevilacqua Masi, Dona...
CVPR
2006
IEEE
14 years 9 months ago
Homography from Coplanar Ellipses with Application to Forensic Blood Splatter Reconstruction
Reconstruction of the point source of blood splatter in a crime scene is an important and difficult problem in forensic science. We study the problem of automatically reconstructi...
John Wright, Andrew Wagner, Shankar Rao, Yi Ma
ICCAD
2008
IEEE
147views Hardware» more  ICCAD 2008»
14 years 4 months ago
Overlay aware interconnect and timing variation modeling for double patterning technology
— As Double Patterning Technology (DPT) becomes the only solution for 32-nm lithography process, we need to investigate how DPT affects the performance of a chip. In this paper, ...
Jae-Seok Yang, David Z. Pan