Sciweavers

121 search results - page 22 / 25
» Hybrid cache architecture with disparate memory technologies
Sort
View
SPAA
2006
ACM
14 years 1 months ago
Modeling instruction placement on a spatial architecture
In response to current technology scaling trends, architects are developing a new style of processor, known as spatial computers. A spatial computer is composed of hundreds or eve...
Martha Mercaldi, Steven Swanson, Andrew Petersen, ...
ISQED
2007
IEEE
163views Hardware» more  ISQED 2007»
14 years 1 months ago
Variation Analysis of CAM Cells
Process related variations are considered a major concern in emerging sub-65nm technologies. In this paper, we investigate the impact of process variations on different types of c...
Amol Mupid, Madhu Mutyam, Narayanan Vijaykrishnan,...
MJ
2008
111views more  MJ 2008»
13 years 7 months ago
CMOL: Second life for silicon
This report is a brief review of the recent work on architectures for the prospective hybrid CMOS/nanowire/ nanodevice ("CMOL") circuits including digital memories, reco...
Konstantin K. Likharev
WWW
2001
ACM
14 years 8 months ago
Combining RDF and XML schemas to enhance interoperability between metadata application profiles
The term "application profile" has recently become highly topical. Heery and Patel [1] define application profiles as metadata schemas which consist of metadata elements...
Jane Hunter, Carl Lagoze
CIDR
2007
185views Algorithms» more  CIDR 2007»
13 years 8 months ago
Rethinking Data Management for Storage-centric Sensor Networks
Data management in wireless sensor networks has been an area of significant research in recent years. Many existing sensor data management systems view sensor data as a continuou...
Yanlei Diao, Deepak Ganesan, Gaurav Mathur, Prasha...