Sciweavers

949 search results - page 93 / 190
» ISAC - Instance-Specific Algorithm Configuration
Sort
View
ISBI
2008
IEEE
14 years 8 months ago
Deformation-based nonlinear dimension reduction: Applications to nuclear morphometry
We describe a new approach for elucidating the nonlinear degrees of freedom in a distribution of shapes depicted in digital images. By combining a deformation-based method for mea...
Gustavo K. Rohde, Wei Wang, Tao Peng, Robert F. Mu...
VLSID
2007
IEEE
104views VLSI» more  VLSID 2007»
14 years 8 months ago
Customization of Register File Banking Architecture for Low Power
Register file banking is an effective alternative to monolithic register files in embedded processor based systems. In this work, we propose techniques for performing application s...
Rakesh Nalluri, Rohan Garg, Preeti Ranjan Panda
VTS
2007
IEEE
135views Hardware» more  VTS 2007»
14 years 2 months ago
High Level Synthesis of Degradable ASICs Using Virtual Binding
—As the complexity of the integrated circuits increases, they become more susceptible to manufacturing faults, decreasing the total process yield. Thus, it would be desirable to ...
Nima Honarmand, A. Shahabi, Hasan Sohofi, Maghsoud...
RTCSA
2005
IEEE
14 years 1 months ago
FPGA-Based Content Protection System for Embedded Consumer Electronics
We propose a new architecture for a content protection system that conceals confidential data and algorithms in an FPGA as electrical circuits. This architecture is designed for a...
Hiroyuki Yokoyama, Kenji Toda
INFOCOM
2002
IEEE
14 years 1 months ago
Maintaining Packet Order In Two-stage Switches
-- High performance packet switches frequently use a centralized scheduler (also known as an arbiter) to determine the configuration of a non-blocking crossbar. The scheduler often...
Isaac Keslassy, Nick McKeown