Sciweavers

479 search results - page 73 / 96
» Implementation and Evaluation of On-Chip Network Architectur...
Sort
View
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
14 years 2 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim
SENSYS
2006
ACM
14 years 1 months ago
Data compression algorithms for energy-constrained devices in delay tolerant networks
Sensor networks are fundamentally constrained by the difficulty and energy expense of delivering information from sensors to sink. Our work has focused on garnering additional si...
Christopher M. Sadler, Margaret Martonosi
ICC
2007
IEEE
14 years 1 months ago
Using Resource Pools for Pre-Signaled Restoration LSP in ASON Networks
— When considering network restoration, the amount of reserved resources has an important impact on network performance in that it can restrict the acceptance of new connections....
Florence Kolberg, David Harle
GI
2004
Springer
14 years 28 days ago
A Low-Cost Solution for Frequent Symmetric Key Exchange in Ad-hoc Networks
: Next to authentication, secure key exchange is considered the most critical and complex issue regarding ad-hoc network security. We present a low-cost, (i.e. low hardware-complex...
Markus Volkmer, Sebastian Wallner
GLOBECOM
2008
IEEE
14 years 2 months ago
Performance Study of the NSIS QoS-NSLP Protocol
—This paper presents an evaluation of the Quality of Service Signalling Layer Protocol (QoS-NSLP) of the NSIS (Next Steps In Signalling) protocol suite. The QoS-NSLP in combinati...
Mayutan Arumaithurai, Xiaoming Fu, Bernd Schloer, ...