Sciweavers

418 search results - page 45 / 84
» Implementation of a Streaming Execution Unit
Sort
View
ICC
2007
IEEE
14 years 4 months ago
INTELiCON: Intelligent Connectivity Framework for the Simultaneous Use of Multiple Interfaces
— Widespread deployment of Wi-Fi together with 3G upgrades to cellular networks is rapidly creating areas where multiple wireless IP technologies are accessible. WiMAX will furth...
Kyriakos Manousakis, Praveen Gopalakrishnan, Dave ...
MICRO
2010
IEEE
119views Hardware» more  MICRO 2010»
13 years 4 months ago
Task Superscalar: An Out-of-Order Task Pipeline
We present Task Superscalar, an abstraction of instruction-level out-of-order pipeline that operates at the tasklevel. Like ILP pipelines, which uncover parallelism in a sequential...
Yoav Etsion, Felipe Cabarcas, Alejandro Rico, Alex...
ICRA
2005
IEEE
141views Robotics» more  ICRA 2005»
14 years 3 months ago
Sensor Data Fusion for Body State Estimation in a Hexapod Robot with Dynamical Gaits
— We report on progress toward a continuous time full 6 DOF translational body state estimator for a hexapod robot executing a jogging gait (with 4 consecutive phases: tripod sta...
Pei-Chun Lin, Haldun Komsuoglu, Daniel E. Koditsch...
ISCAS
2003
IEEE
126views Hardware» more  ISCAS 2003»
14 years 2 months ago
Low power block based FIR filtering cores
— The authors present a number of complete cores which are specially tailored for the low power implementation of FIR filters executed using block processing. The paper reveals t...
Ahmet T. Erdogan, Tughrul Arslan
ISHPC
2003
Springer
14 years 2 months ago
Tolerating Branch Predictor Latency on SMT
Abstract. Simultaneous Multithreading (SMT) tolerates latency by executing instructions from multiple threads. If a thread is stalled, resources can be used by other threads. Howev...
Ayose Falcón, Oliverio J. Santana, Alex Ram...