5562 search results - page 1004 / 1113 » Implementing Parallel Cell-DEVS |
150
click to vote
ICWS
2009
IEEE
15 years 4 days ago
2009
IEEE
MapReduce has recently gained a lot of attention as a parallel programming model for scalable data-intensive business and scientific analysis. In order to benefit from this powerf...
113
click to vote
ASPDAC
2010
ACM
14 years 12 months ago
2010
ACM
This paper describes gate work function and oxide thickness tuning to realize novel circuits using dual-Vth independent-gate FinFETs. Dual-Vth FinFETs with independent gates enabl...
109
Voted
CCR
2010
14 years 12 months ago
2010
The cybersecurity information exchange framework, known as CYBEX, is currently undergoing its first iteration of standardization efforts within ITU-T. The framework describes how ...
165
Voted
CVIU
2010
14 years 11 months ago
2010
This paper demonstrates the use of a single-chip FPGA for the segmentation of moving objects in a video sequence. The system maintains highly accurate background models, and integ...
211
click to vote
BWCCA
2010
14 years 9 months ago
2010
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a so...