Sciweavers

5562 search results - page 28 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
SPAA
2010
ACM
14 years 15 days ago
Implementing and evaluating nested parallel transactions in software transactional memory
Transactional Memory (TM) is a promising technique that simplifies parallel programming for shared-memory applications. To date, most TM systems have been designed to efficientl...
Woongki Baek, Nathan Grasso Bronson, Christos Kozy...
MSS
2003
IEEE
113views Hardware» more  MSS 2003»
14 years 28 days ago
Design and Implementation of Multiple Addresses Parallel Transmission Architecture for Storage Area Network
In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows...
Bin Meng, Patrick B. T. Khoo, T. C. Chong
ICPADS
2005
IEEE
14 years 1 months ago
A Parallel Implementation of 2-D/3-D Image Registration for Computer-Assisted Surgery
: Image registration is a technique usually used for aligning two different images taken at different times and/or from different viewing points. A key challenge for medical image ...
Fumihiko Ino, Yasuhiro Kawasaki, Takahito Tashiro,...
ICPP
2005
IEEE
14 years 1 months ago
Design and Implementation of a Parallel Performance Data Management Framework
Empirical performance evaluation of parallel systems and applications can generate significant amounts of performance data and analysis results from multiple experiments as perfo...
Kevin A. Huck, Allen D. Malony, Robert Bell, Alan ...
ISLPED
1996
ACM
105views Hardware» more  ISLPED 1996»
13 years 11 months ago
Energy delay analysis of partial product reduction methods for parallel multiplier implementation
This paper examines the energy delay implications of partial product reduction methods employed in parallel multiplier implementations. Radix 4 Modified Booth Algorithm (MBA) is c...
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Kha...