Sciweavers

857 search results - page 43 / 172
» Implementing a STARI chip
Sort
View
ACMSE
2006
ACM
14 years 3 months ago
Automatic quality assessment of Affymetrix GeneChip data
Computing reliable gene expression levels from microarray experiments is a sophisticated process with many potential pitfalls. Quality control is one of the most important steps i...
Steffen Heber, Beate Sick
AAAI
1998
13 years 11 months ago
Evolvable Hardware Chip for High Precision Printer Image Compression
This paper describes a data compression chip for the high-precision electrophotographic printer using Evolvable Hardware (EHW). EHW is a new hardware paradigm which combines Genet...
Hidenori Sakanashi, Mehrdad Salami, Masaya Iwata, ...
ISCAS
2005
IEEE
146views Hardware» more  ISCAS 2005»
14 years 3 months ago
A novel approach for network on chip emulation
— Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon...
Nicolas Genko, David Atienza, Giovanni De Micheli,...
FCCM
2002
IEEE
119views VLSI» more  FCCM 2002»
14 years 2 months ago
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy
We examine the energy savings possible by re-mapping critical software loops from a microprocessor to configurable logic appearing on the same-chip in commodity chips now commerci...
Greg Stitt, Brian Grattan, Jason R. Villarreal, Fr...
SIPS
2007
IEEE
14 years 4 months ago
Dynamic Channel Flow Control of Networks-on-Chip Systems for High Buffer Efficiency
System-on-Chip (SoC) designs become more complex nowadays. The communication between each processing element often suffers challenges due to the wiring problem. Networks-on-Chip (...
Sung-Tze Wu, Chih-Hao Chao, I-Chyn Wey, An-Yeu Wu