Sciweavers

2201 search results - page 38 / 441
» Improvement of ASIC Design Processes
Sort
View
MICRO
2010
IEEE
173views Hardware» more  MICRO 2010»
13 years 5 months ago
Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?
To extend the exponential performance scaling of future chip multiprocessors, improving energy efficiency has become a first-class priority. Single-chip heterogeneous computing ha...
Eric S. Chung, Peter A. Milder, James C. Hoe, Ken ...
HICSS
2012
IEEE
251views Biometrics» more  HICSS 2012»
12 years 3 months ago
Topology Skewing for Improved Route Selection in Wireless Multi-hop Networks
—The selection of a path in a network from one node to another is performed by a routing protocol, often using the shortest path approach. However, it has been shown that in wire...
Winston Khoon Guan Seah, Alvin C. Valera, Pius W. ...
SI3D
2012
ACM
12 years 3 months ago
Dynamic eye convergence for head-mounted displays improves user performance in virtual environments
In Virtual Environments (VE), users are often facing tasks that involve direct manipulation of virtual objects at close distances, such as touching, grabbing, placement. In immers...
Andrei Sherstyuk, Arindam Dey, Christian Sandor, A...
APCHI
1998
IEEE
13 years 11 months ago
The Design of Banking Websites: Lessons from Iterative Design
Iterative design is usually considered in the context of prototyping, evaluating, and improving a single product. We had the interesting opportunity to work on three distinct prod...
Tom Brinck, Darren Gergle
SECON
2007
IEEE
14 years 1 months ago
INPoD: In-Network Processing over Sensor Networks based on Code Design
—In this paper, we develop a joint Network Coding (NC)-channel coding error-resilient sensor-network approach that performs In-Network Processing based on channel code Design (IN...
Kiran Misra, Shirish S. Karande, Hayder Radha