Sciweavers

2201 search results - page 60 / 441
» Improvement of ASIC Design Processes
Sort
View
JOT
2008
144views more  JOT 2008»
15 years 3 months ago
JAPROSIM: A Java framework for Process Interaction Discrete Event Simulation
In this paper, we discuss various aspects of the design, implementation, and use of JAPROSIM which is a general purpose discrete event simulation framework based on the Java progr...
Bourouis Abdelhabib, Belattar Brahim
MTDT
1999
IEEE
88views Hardware» more  MTDT 1999»
15 years 7 months ago
Computing in Memory Architectures for Digital Image Processing
Continuing improvements in semiconductor fabrication density are enabling new classes of System-on-aChip architectures that combine extensive processing logic and high-density mem...
Luke Roth, Lee D. Coraor, David L. Landis, Paul T....
FPGA
2006
ACM
100views FPGA» more  FPGA 2006»
15 years 7 months ago
A generic lookup cache architecture for network processing applications
Abstract-- In this paper, we introduce a novel architecture for constructing caches for lookup operations that are used in a variety of network processing applications. The disting...
Janardhan Singaraju, John A. Chandy
CAISE
2010
Springer
15 years 3 months ago
Success Factors of e-Collaboration in Business Process Modeling
We identify the success factors of collaborative modeling of business processes by a qualitative analysis of the experiences of participants in group modeling sessions. The factors...
Peter Rittgen
143
Voted
CHES
2010
Springer
187views Cryptology» more  CHES 2010»
15 years 4 months ago
Garbled Circuits for Leakage-Resilience: Hardware Implementation and Evaluation of One-Time Programs - (Full Version)
The power of side-channel leakage attacks on cryptographic implementations is evident. Today's practical defenses are typically attack-specific countermeasures against certain...
Kimmo Järvinen, Vladimir Kolesnikov, Ahmad-Re...