Sciweavers

2032 search results - page 355 / 407
» Improving Java performance using hardware translation
Sort
View
124
Voted
ISLPED
2003
ACM
86views Hardware» more  ISLPED 2003»
15 years 7 months ago
Exploiting compiler-generated schedules for energy savings in high-performance processors
This paper develops a technique that uniquely combines the advantages of static scheduling and dynamic scheduling to reduce the energy consumed in modern superscalar processors wi...
Madhavi Gopal Valluri, Lizy Kurian John, Heather H...
124
Voted
FPGA
2010
ACM
250views FPGA» more  FPGA 2010»
15 years 11 months ago
Variation-aware placement for FPGAs with multi-cycle statistical timing analysis
Deep submicron processes have allowed FPGAs to grow in complexity and speed. However, such technology scaling has caused FPGAs to become more susceptible to the effects of process...
Gregory Lucas, Chen Dong, Deming Chen
ISVC
2009
Springer
15 years 9 months ago
Focused Volumetric Visual Hull with Color Extraction
Abstract. This paper introduces a new approach for volumetric visual hull reconstruction, using a voxel grid that focuses on the moving target object. This grid is continuously upd...
Daniel Knoblauch, Falko Kuester
116
Voted
IROS
2007
IEEE
144views Robotics» more  IROS 2007»
15 years 9 months ago
High precision PSD guided robot localization: Design, mapping, and position control
— This paper introduces our recently developed high precision robot localization system employing position sensitive detectors (PSD). A lateral effect PSD is an ideal position se...
S. Blank, Yantao Shen, Ning Xi, Chi Zhang, Uchechu...
82
Voted
MSS
2007
IEEE
83views Hardware» more  MSS 2007»
15 years 8 months ago
The RAM Enhanced Disk Cache Project (REDCAP)
This paper presents the RAM Enhanced Disk Cache Project, REDCAP, a new cache of disk blocks which reduces the read I/O time by using a small portion of the main memory. The essent...
Pilar Gonzalez-Ferez, Juan Piernas, Toni Cortes