Sciweavers

2032 search results - page 36 / 407
» Improving Java performance using hardware translation
Sort
View
ACL
2004
15 years 3 months ago
Multi-Engine Machine Translation with Voted Language Model
The paper describes a particular approach to multiengine machine translation (MEMT), where we make use of voted language models to selectively combine translation outputs from mul...
Tadashi Nomoto
JIRS
2007
108views more  JIRS 2007»
15 years 2 months ago
Task-based Hardware Reconfiguration in Mobile Robots Using FPGAs
This paper presents a methodology for the realization of intelligent, task-based reconfiguration of the computational hardware for mobile robot applications. Task requirements are ...
Sesh Commuri, V. Tadigotla, L. Sliger
TC
2011
14 years 9 months ago
Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters
— Implementing shared memory consistency models on top of hardware caches gives rise to the well-known cache coherence problem. The standard solution involves implementing cohere...
Thomas J. Ashby, Pedro Diaz, Marcelo Cintra
115
Voted
OTM
2009
Springer
15 years 9 months ago
A Component Assignment Framework for Improved Capacity and Assured Performance in Web Portals
Abstract. Web portals hosting large-scale internet applications have become popular due to the variety of services they provide to their users. These portals are developed using co...
Nilabja Roy, Yuan Xue, Aniruddha S. Gokhale, Larry...
FCCM
2009
IEEE
134views VLSI» more  FCCM 2009»
15 years 6 months ago
Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants
Scheduling and partitioning of task graphs on reconfigurable hardware needs to be carefully carried out in order to achieve the best possible performance. In this paper, we demons...
Miaoqing Huang, Vikram K. Narayana, Tarek A. El-Gh...