Sciweavers

2032 search results - page 47 / 407
» Improving Java performance using hardware translation
Sort
View
IEICET
2008
136views more  IEICET 2008»
15 years 2 months ago
Bilingual Cluster Based Models for Statistical Machine Translation
We propose a domain specific model for statistical machine translation. It is wellknown that domain specific language models perform well in automatic speech recognition. We show ...
Hirofumi Yamamoto, Eiichiro Sumita
VEE
2012
ACM
187views Virtualization» more  VEE 2012»
13 years 10 months ago
DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support
Dynamic Binary Translators (DBT) and Dynamic Binary Optimization (DBO) by software are used widely for several reasons including performance, design simplification and virtualiza...
Demos Pavlou, Enric Gibert, Fernando Latorre, Anto...
98
Voted
DATE
2009
IEEE
136views Hardware» more  DATE 2009»
15 years 9 months ago
A file-system-aware FTL design for flash-memory storage systems
Abstract—As flash memory became popular over various platforms, there is a strong demand on the performance degradation problem, due to the special characteristics of flash mem...
Po-Liang Wu, Yuan-Hao Chang, Tei-Wei Kuo
VEE
2006
ACM
142views Virtualization» more  VEE 2006»
15 years 8 months ago
Secure and practical defense against code-injection attacks using software dynamic translation
One of the most common forms of security attacks involves exploiting a vulnerability to inject malicious code into an executing application and then cause the injected code to be ...
Wei Hu, Jason Hiser, Daniel Williams, Adrian Filip...
131
Voted
DELTA
2006
IEEE
15 years 8 months ago
A Hardware Implementation of Layer 2 MPLS
This paper presents a hardware architecture for layer 2 Multi Protocol Label Switching (MPLS). MPLS is a protocol framework used primarily to prioritize internet traffic and impro...
Raymond Peterkin, Dan Ionescu