Sciweavers

187 search results - page 33 / 38
» Improving Memory Energy Using Access Pattern Classification
Sort
View
152
Voted
COMPUTING
2004
204views more  COMPUTING 2004»
15 years 3 months ago
Image Registration by a Regularized Gradient Flow. A Streaming Implementation in DX9 Graphics Hardware
The presented image registration method uses a regularized gradient flow to correlate the intensities in two images. Thereby, an energy functional is successively minimized by des...
Robert Strzodka, Marc Droske, Martin Rumpf
CHI
2007
ACM
16 years 4 months ago
Pictures at the ATM: exploring the usability of multiple graphical passwords
Users gain access to cash, confidential information and services at Automated Teller Machines (ATMs) via an authentication process involving a Personal Identification Number (PIN)...
Wendy Moncur, Grégory Leplâtre
144
Voted
EUROSYS
2007
ACM
16 years 25 days ago
Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
David K. Tam, Reza Azimi, Michael Stumm
111
Voted
VLDB
2004
ACM
126views Database» more  VLDB 2004»
15 years 9 months ago
STEPS towards Cache-resident Transaction Processing
Online transaction processing (OLTP) is a multibillion dollar industry with high-end database servers employing state-of-the-art processors to maximize performance. Unfortunately,...
Stavros Harizopoulos, Anastassia Ailamaki
TVCG
2010
165views more  TVCG 2010»
14 years 10 months ago
Binary Mesh Partitioning for Cache-Efficient Visualization
Abstract--One important bottleneck when visualizing large data sets is the data transfer between processor and memory. Cacheaware (CA) and cache-oblivious (CO) algorithms take into...
Marc Tchiboukdjian, Vincent Danjean, Bruno Raffin