Sciweavers

315 search results - page 53 / 63
» Improving Performance by Branch Reordering
Sort
View
ICS
1999
Tsinghua U.
13 years 11 months ago
Software trace cache
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...
CORR
2007
Springer
106views Education» more  CORR 2007»
13 years 7 months ago
Bandit Algorithms for Tree Search
Bandit based methods for tree search have recently gained popularity when applied to huge trees, e.g. in the game of go [6]. Their efficient exploration of the tree enables to ret...
Pierre-Arnaud Coquelin, Rémi Munos
ICIP
2005
IEEE
14 years 9 months ago
Network embedded FEC (NEF) for video multicast in presence of packet loss correlation
Network Embedded Forward Error Correction (NEF) framework is a paradigm shift from a conventional approach of providing Forward Error Correction (FEC) only on an end-to-end basis....
Shirish S. Karande, Mingquan Wu, Hayder Radha
APCSAC
2005
IEEE
14 years 1 months ago
Energy-Effective Instruction Fetch Unit for Wide Issue Processors
Continuing advances in semiconductor technology and demand for higher performance will lead to more powerful, superpipelined and wider issue processors. Instruction caches in such ...
Juan L. Aragón, Alexander V. Veidenbaum
CC
2004
Springer
14 years 28 days ago
Region-Based Partial Dead Code Elimination on Predicated Code
Abstract. This paper presents the design, implementation and experimental evaluation of a practical region-based partial dead code elimination (PDE) algorithm on predicated code in...
Qiong Cai, Lin Gao 0002, Jingling Xue