Sciweavers

1045 search results - page 144 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
SECON
2008
IEEE
14 years 2 months ago
TCP Performance in Coded Wireless Mesh Networks
This paper investigates the benefit of network coding for TCP traffic in a wireless mesh network. We implement network coding in a real wireless mesh network and measure TCP thr...
Yong Huang, Majid Ghaderi, Donald F. Towsley, Weib...
ISCA
2009
IEEE
158views Hardware» more  ISCA 2009»
14 years 2 months ago
Boosting single-thread performance in multi-core systems through fine-grain multi-threading
Industry has shifted towards multi-core designs as we have hit the memory and power walls. However, single thread performance remains of paramount importance since some applicatio...
Carlos Madriles, Pedro López, Josep M. Codi...
ISLPED
2005
ACM
100views Hardware» more  ISLPED 2005»
14 years 1 months ago
A tunable bus encoder for off-chip data buses
Off-Chip buses constitute a significant portion of the total system power in embedded systems. Past research has focused on encoding contiguous bit positions in data values to red...
Dinesh C. Suresh, Banit Agrawal, Jun Yang 0002, Wa...
ISCA
1999
IEEE
95views Hardware» more  ISCA 1999»
13 years 12 months ago
Memory Sharing Predictor: The Key to a Speculative Coherent DSM
Recent research advocates using general message predictors to learn and predict the coherence activity in distributed shared memory (DSM). By accurately predicting a message and t...
An-Chow Lai, Babak Falsafi
SIPS
2008
IEEE
14 years 2 months ago
Unified decoder architecture for LDPC/turbo codes
Low-density parity-check (LDPC) codes on par with convolutional turbo codes (CTC) are two of the most powerful error correction codes known to perform very close to the Shannon li...
Yang Sun, Joseph R. Cavallaro