Sciweavers

1045 search results - page 150 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
EUROMICRO
2003
IEEE
14 years 29 days ago
Extreme Programming: First Results from a Controlled Case Study
Extreme programming (XP) is the most well known agile software development method. Many experience reports have been published in recent years. Successful XP adoptions have howeve...
Pekka Abrahamsson
SIGMETRICS
2003
ACM
147views Hardware» more  SIGMETRICS 2003»
14 years 27 days ago
Effect of node size on the performance of cache-conscious B+-trees
In main-memory databases, the number of processor cache misses has a critical impact on the performance of the system. Cacheconscious indices are designed to improve performance b...
Richard A. Hankins, Jignesh M. Patel
EUROPAR
2001
Springer
14 years 5 days ago
VIA Communication Performance on a Gigabit Ethernet Cluster
As the technology for high-speed networks has evolved over the last decade, the interconnection of commodity computers (e.g., PCs and workstations) at gigabit rates has become a re...
Mark Baker, Paul A. Farrell, Hong Ong, Stephen L. ...
IPPS
1999
IEEE
13 years 12 months ago
Segment Directory Enhancing the Limited Directory Cache Coherence Schemes
We present a new arrangement of directory bits called the segment directory to improve directory storage efficiency: a segment directory can point to several sharing processors wi...
Jong Hyuk Choi, Kyu Ho Park
PDP
2009
IEEE
14 years 2 months ago
High Throughput Intra-Node MPI Communication with Open-MX
Abstract—The increasing number of cores per node in highperformance computing requires an efficient intra-node MPI communication subsystem. Most existing MPI implementations rel...
Brice Goglin