Sciweavers

1045 search results - page 21 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ICCSA
2005
Springer
14 years 2 months ago
Hardware Accelerator for Vector Quantization by Using Pruned Look-Up Table
Vector quantization (VQ) is an elementary technique for image compression. However, searching for the nearest codeword in a codebook is time-consuming. The existing schemes focus o...
Pi-Chung Wang, Chun-Liang Lee, Hung-Yi Chang, Tung...
CHES
2008
Springer
146views Cryptology» more  CHES 2008»
13 years 10 months ago
Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration
Dynamically reconfigurable systems are known to have many advantages such as area and power reduction. The drawbacks of these systems are the reconfiguration delay and the overhead...
Nele Mentens, Benedikt Gierlichs, Ingrid Verbauwhe...
DICTA
2007
13 years 10 months ago
Speeding up Mutual Information Computation Using NVIDIA CUDA Hardware
We present an efficient method for mutual information (MI) computation between images (2D or 3D) for NVIDIA’s ‘compute unified device architecture’ (CUDA) compatible devic...
Ramtin Shams, Nick Barnes
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
14 years 9 months ago
Rapid Embedded Hardware/Software System Generation
This paper presents an RTL generation scheme for a SimpleScalar / PISA Instruction set architecture with system calls to implement C programs. The scheme utilizes ASIPmeister, a p...
Jorgen Peddersen, Seng Lin Shee, Andhi Janapsatya,...
WOWMOM
2006
ACM
143views Multimedia» more  WOWMOM 2006»
14 years 2 months ago
GridStix: Supporting Flood Prediction using Embedded Hardware and Next Generation Grid Middleware
The cost of damage caused by flooding is directly related to the warning-time given before a flood occurs. Therefore, improving the coverage, accuracy and reliability of flood pre...
Danny Hughes, Phil Greenwood, Geoff Coulson, Gordo...