Sciweavers

1045 search results - page 24 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ISCA
1996
IEEE
102views Hardware» more  ISCA 1996»
14 years 24 days ago
Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor
Simultaneous multithreading is a technique that permits multiple independent threads to issue multiple instructions each cycle. In previous work we demonstrated the performance po...
Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, He...
MICRO
2000
IEEE
68views Hardware» more  MICRO 2000»
14 years 1 months ago
Performance improvement with circuit-level speculation
Current superscalar microprocessors’ performance depends on its frequency and the number of useful instructions that can be processed per cycle (IPC). In this paper we propose a...
Tong Liu, Shih-Lien Lu
ECOOP
1995
Springer
14 years 6 days ago
Do Object-Oriented Languages Need Special Hardware Support?
Previous studies have shown that object-oriented programs have different execution characteristics than procedural programs, and that special object-oriented hardware can improve p...
Urs Hölzle, David Ungar
CCECE
2006
IEEE
14 years 2 months ago
A Hardware/Software Co-Design for RSVP-TE MPLS
This paper presents a hardware/software co-design for Multi Protocol Label Switching (MPLS) using RSVP-TE as a signaling protocol. MPLS is the protocol framework on which the atte...
Raymond Peterkin, Dan Ionescu
SMI
2006
IEEE
209views Image Analysis» more  SMI 2006»
14 years 2 months ago
Hardware Rendering of 3D Geometry with Elevation Maps
We present a generic framework for realtime rendering of 3D surfaces. We use the common elevation map primitive, by which a given surface is decomposed into a set of patches. Each...
Tilo Ochotta, Stefan Hiller