1001 search results - page 59 / 201 » Improving memory hierarchy performance for irregular applica... |
170
click to vote
EMSOFT
2007
Springer
16 years 11 days ago
2007
Springer
Non-volatile RAM (NVRAM) such as PRAM (Phase-change RAM), FeRAM (Ferroelectric RAM), and MRAM (Magnetoresistive RAM) has characteristics of both non-volatile storage and random ac...
179
click to vote
JPDC
2008
15 years 6 months ago
2008
Graphics processors (GPUs) provide a vast number of simple, data-parallel, deeply multithreaded cores and high memory bandwidths. GPU architectures are becoming increasingly progr...
143
click to vote
ISCA
2000
IEEE
15 years 10 months ago
2000
IEEE
The bandwidth and latency of a memory system are strongly dependent on the manner in which accesses interact with the “3-D” structure of banks, rows, and columns characteristi...
207
click to vote
IPPS
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...
160
Voted
IRREGULAR
1998
Springer
15 years 10 months ago
1998
Springer
Abstract. We describe the design and implementation of the Distributed ObjectOriented Threads System (DOTS). This system is a complete redesign of the Distributed Threads System (D...