Sciweavers

1001 search results - page 64 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
HPCA
1999
IEEE
15 years 10 months ago
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...
John B. Carter, Wilson C. Hsieh, Leigh Stoller, Ma...
IPPS
2008
IEEE
16 years 19 days ago
Adaptive tuning in a dynamically changing resource environment
We present preliminary results of a project to create a tuning system that adaptively optimizes programs to the underlying execution platform. We will show initial results from tw...
Seyong Lee, Rudolf Eigenmann
ICPPW
2002
IEEE
15 years 11 months ago
Experiments with Parallelizing a Tribology Application
Different parallelization methods vary in their system requirements, programming styles, efficiency of exploring parallelism, and the application characteristics they can handle....
Vipin Chaudhary, W. L. Hase, Hai Jiang, L. Sun, Da...
ICDCS
2008
IEEE
16 years 20 days ago
Scalable and Adaptive Metadata Management in Ultra Large-Scale File Systems
This paper presents a scalable and adaptive decentralized metadata lookup scheme for ultra large-scale file systems (≥ Petabytes or even Exabytes). Our scheme logically organiz...
Yu Hua, Yifeng Zhu, Hong Jiang, Dan Feng, Lei Tian
DATE
2008
IEEE
168views Hardware» more  DATE 2008»
16 years 21 days ago
Cycle-approximate Retargetable Performance Estimation at the Transaction Level
This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multicore designs. The...
Yonghyun Hwang, Samar Abdi, Daniel Gajski