Sciweavers

1001 search results - page 71 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
IISWC
2008
IEEE
16 years 20 days ago
Temporal streams in commercial server applications
Commercial server applications remain memory bound on modern multiprocessor systems because of their large data footprints, frequent sharing, complex non-strided access patterns, ...
Thomas F. Wenisch, Michael Ferdman, Anastasia Aila...
DATE
2004
IEEE
177views Hardware» more  DATE 2004»
15 years 10 months ago
Adaptive Prefetching for Multimedia Applications in Embedded Systems
This paper presents a new and simple prefetching mechanism to improve the memory performance of multimedia applications. This method adapts the memory access mechanism to the acce...
Hassan Sbeyti, Smaïl Niar, Lieven Eeckhout
MICRO
1997
IEEE
139views Hardware» more  MICRO 1997»
15 years 10 months ago
The Filter Cache: An Energy Efficient Memory Structure
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occu...
Johnson Kin, Munish Gupta, William H. Mangione-Smi...
VEE
2009
ACM
107views Virtualization» more  VEE 2009»
16 years 1 months ago
Architectural support for shadow memory in multiprocessors
Runtime monitoring support serves as a foundation for the important tasks of providing security, performing debugging, and improving performance of applications. Often runtime mon...
Vijay Nagarajan, Rajiv Gupta
CGO
2007
IEEE
16 years 18 days ago
Isla Vista Heap Sizing: Using Feedback to Avoid Paging
Managed runtime environments (MREs) employ garbage collection (GC) for automatic memory management. However, GC induces pressure on the virtual memory (VM) manager, since it may t...
Chris Grzegorczyk, Sunil Soman, Chandra Krintz, Ri...