Sciweavers

271 search results - page 17 / 55
» Improving the Average Delay of Sorting
Sort
View
FPGA
2001
ACM
137views FPGA» more  FPGA 2001»
14 years 9 days ago
A crosstalk-aware timing-driven router for FPGAs
As integrated circuits are migrated to more advanced technologies, it has become clear that crosstalk is an important physical phenomenon that must be taken into account. Crosstal...
Steven J. E. Wilton
FPGA
2005
ACM
80views FPGA» more  FPGA 2005»
14 years 1 months ago
Simultaneous timing-driven placement and duplication
Logic duplication is an effective method for improving circuit performance. In this paper we present an algorithm named SPD that performs simultaneous placement and duplication to...
Gang Chen, Jason Cong
SIGCOMM
1989
ACM
13 years 12 months ago
The Revised ARPANET Routing Metric
The ARPANBT routing metric wasrevised in July 1987,resulting in substantial performance improvements, especially in terms of user delay and effective network capacity. These revis...
A. Khanna, John A. Zinky
MICCAI
2007
Springer
14 years 8 months ago
Prediction of Respiratory Motion with Wavelet-Based Multiscale Autoregression
In robotic radiosurgery, a photon beam source, moved by a robot arm, is used to ablate tumors. The accuracy of the treatment can be improved by predicting respiratory motion to com...
Floris Ernst, Alexander Schlaefer, Achim Schweikar...
TCAD
2002
91views more  TCAD 2002»
13 years 7 months ago
Retiming and clock scheduling for digital circuit optimization
Abstract--This paper investigates the application of simultaneous retiming and clock scheduling for optimizing synchronous circuits under setup and hold constraints. Two optimizati...
Xun Liu, Marios C. Papaefthymiou, Eby G. Friedman