Sciweavers

196 search results - page 23 / 40
» Incorporating graceful degradation into embedded system desi...
Sort
View
RTAS
2006
IEEE
14 years 1 months ago
Switch Scheduling and Network Design for Real-Time Systems
The rapid need for high bandwidth and low latency communication in distributed real-time systems is driving system architects towards high-speed switches developed for high volume...
Sathish Gopalakrishnan, Marco Caccamo, Lui Sha
ACSAC
2005
IEEE
14 years 1 months ago
Fault Attacks on Dual-Rail Encoded Systems
Fault induction attacks are a serious concern for designers of secure embedded systems. An ideal solution would be a generic circuit transformation that would produce circuits tha...
Jason Waddle, David Wagner
ISCA
2012
IEEE
320views Hardware» more  ISCA 2012»
11 years 9 months ago
Viper: Virtual pipelines for enhanced reliability
The reliability of future processors is threatened by decreasing transistor robustness. Current architectures focus on delivering high performance at low cost; lifetime device rel...
Andrea Pellegrini, Joseph L. Greathouse, Valeria B...
PDC
2004
ACM
14 years 24 days ago
Socio-technical walkthrough: designing technology along work processes
How can the documentation of concepts for complex sociotechnical systems, such as the adoption of groupware, be incorporated into practices of PD? Documents are important in suppo...
Thomas Herrmann, Gabriele Kunau, Kai-Uwe Loser, Na...
IPPS
2000
IEEE
13 years 11 months ago
Design and Evaluation of I/O Strategies for Parallel Pipelined STAP Applications
This paper presents experimental results for a parallel pipeline STAP system with I/O task implementation using the parallel file systems on the Intel Paragon and the IBM SP. In ...
Wei-keng Liao, Alok N. Choudhary, Donald Weiner, P...