Sciweavers

661 search results - page 106 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
SIGADA
2001
Springer
14 years 28 days ago
Targeting Ada95/DSA for distributed simulation of multiprotocol communication networks
The last years have seen an increasing, albeit restricted simulation of large-scale networks on shared memory parallel platforms. As the complexity of communication protocols and ...
Dhavy Gantsou
ACSC
2004
IEEE
14 years 7 days ago
Reducing Register Pressure Through LAER Algorithm
When modern processors keep increasing the instruction window size and the issue width to exploit more instruction-level parallelism (ILP), the demand of larger physical register ...
Gao Song
EMSOFT
2006
Springer
14 years 5 days ago
Energy adaptation for multimedia information kiosks
Video kiosks increasingly contain powerful PC-like embedded processors, allowing them to display video at a high level of quality. Such video display, however, entails significant...
Richard Urunuela, Gilles Muller, Julia L. Lawall
PVM
1997
Springer
14 years 19 days ago
Embedding SCI into PVM
The extremely low latencies and high bandwidth results achievable with the Scalable Coherent Interface SCI at lowest level encourages its integration into existing Message Passin...
Markus Fischer, Jens Simon
EDCC
2006
Springer
14 years 5 days ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...