Sciweavers

661 search results - page 131 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
CGO
2010
IEEE
14 years 20 days ago
Contention aware execution: online contention detection and response
Cross-core application interference due to contention for shared on-chip and off-chip resources pose a significant challenge to providing application level quality of service (Qo...
Jason Mars, Neil Vachharajani, Robert Hundt, Mary ...
TLDI
2003
ACM
135views Formal Methods» more  TLDI 2003»
14 years 18 days ago
Typed compilation of recursive datatypes
Standard ML employs an opaque (or generative) semantics of datatypes, in which every datatype declaration produces a new type that is different from any other type, including othe...
Joseph Vanderwaart, Derek Dreyer, Leaf Petersen, K...
ISHPC
1999
Springer
13 years 11 months ago
Utilization of Cache Area in On-Chip Multiprocessor
On-chip multiprocessor can be an alternative to the wide-issue superscalar processor approach which is currently the mainstream to exploit the increasing number of transistors on ...
Hitoshi Oi, N. Ranganathan
ICCD
1997
IEEE
158views Hardware» more  ICCD 1997»
13 years 11 months ago
Practical Advances in Asynchronous Design
Asynchronous systems are being viewed as an increasingly viable alternative to purely synchronous systems. This paper gives an overview of the current state of the art in practica...
Erik Brunvand, Steven M. Nowick, Kenneth Y. Yun
NETWORK
2008
96views more  NETWORK 2008»
13 years 7 months ago
Enabling rapid wireless system composition through layer-2 discovery
Although small mobile computers have processors whose capabilities are increasing, often they still are resource constrained in terms of performing many common computing tasks. Co...
Shivani Sud, Roy Want, Trevor Pering, Barbara Rosa...