Sciweavers

1139 search results - page 112 / 228
» Increasing the throughput of HomePNA
Sort
View
IWPSE
2003
IEEE
14 years 2 months ago
Experiences with Software Product Family Evolution
The evolution of product family typically oscillates between growing and consolidating phases. The migration path starts from a copy/paste approach that offers the fastest time-to...
Claudio Riva, Christian Del Rosso
ISHPC
2003
Springer
14 years 2 months ago
Improving Memory Latency Aware Fetch Policies for SMT Processors
Abstract. In SMT processors several threads run simultaneously to increase available ILP, sharing but competing for resources. The instruction fetch policy plays a key role, determ...
Francisco J. Cazorla, Enrique Fernández, Al...
GLVLSI
2000
IEEE
95views VLSI» more  GLVLSI 2000»
14 years 1 months ago
MCM placement using a realistic thermal model
— Typically, placement algorithms attempt to minimize the total net length of a printed circuit board (PCB). However, an MCM’s increased throughput and dense circuitry can easi...
Craig Beebe, Jo Dale Carothers, Alfonso Ortega
ICC
2000
IEEE
188views Communications» more  ICC 2000»
14 years 1 months ago
Route-Lifetime Assessment Based Routing (RABR) Protocol for Mobile Ad-Hoc Networks
—Owing to the absence of any static support structure, Ad-hoc networks are prone to link failures. The ‘shortest path seeking’ routing protocols may not lead to stable routes...
Sulabh Agarwal, Ashish Ahuja, Jatinder Pal Singh, ...
ICCD
2000
IEEE
80views Hardware» more  ICCD 2000»
14 years 1 months ago
Power-Sensitive Multithreaded Architecture
The power consumption of microprocessors is becoming increasingly important in design decisions, not only in mobile processors, but also now in high-performance processors. Power-...
John S. Seng, Dean M. Tullsen, George Cai