Sciweavers

1139 search results - page 132 / 228
» Increasing the throughput of HomePNA
Sort
View
ISLPED
2003
ACM
77views Hardware» more  ISLPED 2003»
14 years 3 months ago
Microprocessor pipeline energy analysis
The increase in high-performance microprocessor power consumption is due in part to the large power overhead of wideissue, highly speculative cores. Microarchitectural speculation...
Karthik Natarajan, Heather Hanson, Stephen W. Keck...
SIGMETRICS
2010
ACM
150views Hardware» more  SIGMETRICS 2010»
14 years 3 months ago
Incentive compatibility and dynamics of congestion control
This paper studies under what conditions congestion control schemes can be both efficient, so that capacity is not wasted, and incentive compatible, so that each participant can m...
Brighten Godfrey, Michael Schapira, Aviv Zohar, Sc...
FPL
2009
Springer
135views Hardware» more  FPL 2009»
14 years 2 months ago
Fast critical sections via thread scheduling for FPGA-based multithreaded processors
As FPGA-based systems including soft processors become increasingly common, we are motivated to better understand the architectural trade-offs and improve the efficiency of these...
Martin Labrecque, J. Gregory Steffan
DAWAK
2001
Springer
14 years 2 months ago
Shared Index Scans for Data Warehouses
Tree based indexing structures like -trees, ·-trees, Bitmap indexes and Ê-trees have become essential for getting good performance when accessing vast datasets. However, most dat...
Yannis Kotidis, Yannis Sismanis, Nick Roussopoulos
IPPS
2000
IEEE
14 years 2 months ago
Job Scheduling that Minimizes Network Contention due to both Communication and I/O
As communication and I/O traffic increase on the interconnection network of high-performance systems, network contention becomes a critical problem drastically reducing performan...
Jens Mache, Virginia Mary Lo, Sharad Garg