Sciweavers

74 search results - page 7 / 15
» Infinite Time Register Machines
Sort
View
JCP
2007
111views more  JCP 2007»
13 years 7 months ago
Direct Method for Transient Stability Assessment of a Power System with a SSSC
—This paper proposes the energy function of a power system with a Static Synchronous Series Compensator (SSSC). They make it possible for the direct method to acquire the transie...
Prechanon Kumkratug, Panthep Laohachai
IFIP
1993
Springer
13 years 11 months ago
Self-Timed Architecture of a Reduced Instruction Set Computer
An advanced Self-Timed Reduced Instruction Set Computer (ST-RISC) architecture is described. It is designed hierarchically, and is formally specified functionally at the various ...
Ilana David, Ran Ginosar, Michael Yoeli
DAC
2000
ACM
14 years 8 months ago
Power minimization using control generated clocks
In this paper we describe an area efficient power minimization scheme "Control Generated ClockingI` that saves significant amounts of power in datapath registers and clock dr...
M. Srikanth Rao, S. K. Nandy
FORMATS
2006
Springer
13 years 11 months ago
Matching Scenarios with Timing Constraints
Networks of communicating finite-state machines equipped with local clocks generate timed MSCs. We consider the problem of checking whether these timed MSCs are "consistent&qu...
Prakash Chandrasekaran, Madhavan Mukund
WDAG
2005
Springer
90views Algorithms» more  WDAG 2005»
14 years 1 months ago
Proving Atomicity: An Assertional Approach
Atomicity (or linearizability) is a commonly used consistency criterion for distributed services and objects. Although atomic object implementations are abundant, proving that algo...
Gregory Chockler, Nancy A. Lynch, Sayan Mitra, Jos...