Sciweavers

386 search results - page 15 / 78
» Informing Memory Operations: Providing Memory Performance Fe...
Sort
View
SC
2004
ACM
14 years 2 months ago
Performance Evaluation of Task Pools Based on Hardware Synchronization
A task-based execution provides a universal approach to dynamic load balancing for irregular applications. Tasks are arbitrary units of work that are created dynamically at runtim...
Ralf Hoffmann, Matthias Korch, Thomas Rauber
CF
2004
ACM
14 years 2 months ago
A first glance at Kilo-instruction based multiprocessors
The ever increasing gap between processor and memory speed, sometimes referred to as the Memory Wall problem [42], has a very negative impact on performance. This mismatch will be...
Marco Galluzzi, Valentin Puente, Adrián Cri...
IUI
1999
ACM
14 years 28 days ago
Integrating Organizational Memory and Performance Support
We describe an approach to building integrated performance support systems by using model-based task tracking to link performance support tools to video-based organizational memor...
Christopher R. Johnson, Lawrence Birnbaum, Ray Bar...
DAC
2002
ACM
14 years 9 months ago
Compiler-directed scratch pad memory hierarchy design and management
One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. This task is particularly impo...
Mahmut T. Kandemir, Alok N. Choudhary
ICWS
2009
IEEE
14 years 5 months ago
Adaptive Prefetching Scheme Using Web Log Mining in Cluster-Based Web Systems
The main memory management has been a critical issue to provide high performance in web cluster systems. To overcome the speed gap between processors and disks, many prefetch sche...
Heung Ki Lee, Baik Song An, Eun Jung Kim