Sciweavers

386 search results - page 25 / 78
» Informing Memory Operations: Providing Memory Performance Fe...
Sort
View
SIGMOD
2009
ACM
137views Database» more  SIGMOD 2009»
14 years 8 months ago
Advances in flash memory SSD technology for enterprise database applications
The past few decades have witnessed a chronic and widening imbalance among processor bandwidth, disk capacity, and access speed of disk. According to Amdhal's law, the perfor...
Sang-Won Lee, Bongki Moon, Chanik Park
MICRO
2006
IEEE
114views Hardware» more  MICRO 2006»
14 years 2 months ago
Authentication Control Point and Its Implications For Secure Processor Design
Secure processor architecture enables tamper-proof protection on software that addresses many difficult security problems such as reverse-engineering prevention, trusted computing...
Weidong Shi, Hsien-Hsin S. Lee
HPCA
2009
IEEE
14 years 9 months ago
Hardware-software integrated approaches to defend against software cache-based side channel attacks
Software cache-based side channel attacks present serious threats to modern computer systems. Using caches as a side channel, these attacks are able to derive secret keys used in ...
Jingfei Kong, Onur Aciiçmez, Jean-Pierre Se...
OSDI
2002
ACM
14 years 9 months ago
Practical, Transparent Operating System Support for Superpages
Most general-purpose processors provide support for memory pages of large sizes, called superpages. Superpages enable each entry in the translation lookaside buffer (TLB) to map a...
Juan Navarro, Sitaram Iyer, Peter Druschel, Alan L...
GIS
2006
ACM
14 years 9 months ago
Efficient GML-native processors for web-based GIS: techniques and tools
Geography Markup Language (GML) is an XML-based language for the markup, storage, and exchange of geospatial data. It provides a rich geospatial vocabulary and allows flexible doc...
Chia-Hsin Huang, Tyng-Ruey Chuang, Dong-Po Deng, H...