Sciweavers

386 search results - page 34 / 78
» Informing Memory Operations: Providing Memory Performance Fe...
Sort
View
ASPLOS
2006
ACM
14 years 2 months ago
Stealth prefetching
Prefetching in shared-memory multiprocessor systems is an increasingly difficult problem. As system designs grow to incorporate larger numbers of faster processors, memory latency...
Jason F. Cantin, Mikko H. Lipasti, James E. Smith
ICFP
2007
ACM
14 years 8 months ago
Feedback directed implicit parallelism
In this paper we present an automated way of using spare CPU resources within a shared memory multi-processor or multi-core machine. Our approach is (i) to profile the execution o...
Tim Harris, Satnam Singh
USS
2008
13 years 11 months ago
Pre-Election Testing and Post-Election Audit of Optical Scan Voting Terminal Memory Cards
Optical scan electronic voting machines employ software components that are customized for each specific election. Such software components are critical from a security and integr...
Seda Davtyan, Sotiris Kentros, Aggelos Kiayias, La...
ICS
1999
Tsinghua U.
14 years 28 days ago
Reducing cache misses using hardware and software page placement
As the gap between memory and processor speeds continues to widen, cache efficiency is an increasingly important component of processor performance. Compiler techniques have been...
Timothy Sherwood, Brad Calder, Joel S. Emer
ICCS
2001
Springer
14 years 1 months ago
Optimizing Sparse Matrix Computations for Register Reuse in SPARSITY
Abstract. Sparse matrix-vector multiplication is an important computational kernel that tends to perform poorly on modern processors, largely because of its high ratio of memory op...
Eun-Jin Im, Katherine A. Yelick