386 search results - page 52 / 78 » Informing Memory Operations: Providing Memory Performance Fe... |
ISPASS
2010
IEEE
14 years 2 months ago
2010
IEEE
Abstract—We generate and provide miniature synthetic benchmark clones for modern workloads to solve two pre-silicon design challenges, namely: 1) huge simulation time (weeks to m...
ACMSE
2004
ACM
14 years 1 months ago
2004
ACM
Modern processors include features such as deep pipelining, multilevel cache hierarchy, branch predictors, out of order execution engine, and advanced floating point and multimedi...
VEE
2009
ACM
2009
ACM
Post-copy based live virtual machine migration using adaptive pre-paging and dynamic self-ballooning
14 years 6 days ago
We present the design, implementation, and evaluation of post-copy based live migration for virtual machines (VMs) across a Gigabit LAN. Live migration is an indispensable feature...
IISWC
2006
IEEE
14 years 1 months ago
2006
IEEE
— As x86-64 processors become the CPU of choice for the personal computer market, it becomes increasingly important to understand the performance we can expect by migrating appli...
ICCD
2001
IEEE
14 years 4 months ago
2001
IEEE
The general-purpose precise interrupt mechanism, which has long been used to handle exceptional conditions that occur infrequently, is now being used increasingly often to handle ...