ICCD 2001 - PDF Preprint Papers

ICCD 2001 International Conference on Computer Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ICCD-2001 Paper

click to vote

ICCD
2001
IEEE

213views Hardware» more ICCD 2001»

Analysis and Reduction of Capacitive Coupling Noise in High-Speed VLSI Circuits

14 years 8 months ago

Download www.ece.uci.edu

Abstract-- Scaling the minimum feature size of VLSI circuits to sub-quarter micron and its clock frequency to 2GHz has caused crosstalk noise to become a serious problem, that degr...

Payam Heydari, Massoud Pedram

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	213	Analysis and Reduction of Capacitive Coupling Noise in High-Speed VLSI Circuits	claim
2	176	BDD Variable Ordering by Scatter Search	claim
3	154	Performance Optimization By Wire and Buffer Sizing Under The Transmission Line Model	claim
4	144	An Area-Efficient Iterative Modified-Booth Multiplier Based on Self-Timed Clocking	claim
5	140	Cost-effective Hardware Acceleration of Multimedia Applications	claim
6	131	Crosstalk Noise Estimation for Generic RC Trees	claim
7	124	High-Level Power Modeling of CPLDs and FPGAs	claim
8	121	Determining Schedules for Reducing Power Consumption Using Multiple Supply Voltages	claim
9	120	Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications	claim
10	120	Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures	claim
11	119	A Functional Validation Technique: Biased-Random Simulation Guided by Observability-Based Coverage	claim
12	115	Combined IEEE Compliant and Truncated Floating Point Multipliers for Reduced Power Dissipation	claim
13	114	Allocation by Conflict: A Simple Effective Multilateral Cache Management Scheme	claim
14	112	Run-Time Execution of Reconfigurable Hardware in a Java Environment	claim
15	112	MPEG Macroblock Parsing and Pel Reconstruction On An FPGA-Augmented TriMedia Processor	claim
16	110	Low-Energy DSP Code Generation Using a Genetic Algorithm	claim
17	106	A Low-Power Cache Design for CalmRISCTM-Based Systems	claim
18	106	Pre-routing Estimation of Shielding for RLC Signal Integrity	claim
19	105	Timing Characterization of Dual-edge Triggered Flip-flops	claim
20	103	Fixed-outline Floorplanning through Better Local Search	claim
21	103	Improved ZDN-arithmetic for Fast Modulo Multiplication	claim
22	103	MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines	claim
23	98	Design Alternatives for Parallel Saturating Multioperand Adders	claim
24	98	In-Line Interrupt Handling for Software-Managed TLBs	claim
25	98	Voltage Scaling for Energy Minimization with QoS Constraints	claim
26	92	Performance Driven Global Routing Through Gradual Refinement	claim
27	92	Performance Impact of Addressing Modes on Encryption Algorithms	claim
28	90	Interconnect-centric Array Architectures for Minimum SRAM Access Time	claim
29	90	On The Micro-architectural Impact of Clock Distribution Using Multiple PLLs	claim
30	88	Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective	claim
31	87	Selective Branch Prediction Reversal By Correlating with Data Values and Control Flow	claim
32	86	Fuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement	claim
33	84	Static Energy Reduction Techniques for Microprocessor Caches	claim
34	77	Minimal Subset Evaluation: Rapid Warm-Up for Simulated Hardware State	claim
35	75	On-Chip Oscilloscopes for Noninvasive Time-domain Measurement of Waveforms	claim
36	72	Linear Time Hierarchical Capacitance Extraction without Multipole Expansion	claim
37	71	Lower Bound Based DDD Minimization for Efficient Symbolic Circuit Analysis	claim
38	70	Symbolic Cache: Fast Memory Access Based on Program Syntax Correlation of Loads and Stores	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers